

# 7200 Series **Capacitance Meter**



### **7200 Series Capacitance Meter**

The 7200 is a sophisticated capacitance meter equally suited for demanding R&D, as well as manufacturing applications. Two phase-sensitive detectors are used to extract and display both the parallel capacitance and conductance of the device under test. From the measured parameters the 7200 can calculate and display the equivalent parallel and series resistance, series capacitance, dissipation factor, and quality factor Q. Capacitance can also be displayed as a deviation from a selectable reference standard in % or pF units. The 7200 uses a software filter technique which averages consecutive measurements to achieve a stable display value. Test levels are programmable from 15 to 100 mV, making the 7200 suitable for a wide variety of semiconductor measurements. Up to 99 complete front panel setups can be stored and recalled in internal non-volatile memory.

### **Bias Voltage**

The 7200 accepts, measures and displays external bias voltage over a range of  $\pm 60$  V. An internal bias supply is also included and is programmable over a  $\pm 60$  V range. This bias capability, along with fast responding analog C, G and V outputs, makes the 7200 ideal for C-V and G-V semiconductor plots, as well as DLTS material studies.

### **Automatic Zeroing**

One key stroke zeros the 7200 for stray capacitance and loss. The 7200 is capable of zeroing up to 2000 pF. As a result, the maximum range of the instrument can be effectively increased to 4000 pF by first zeroing the 7200 with a 2000 pF specimen connected to the input.

### **Special Functions**

A variety of special functions are provided to extend the operation of the 7200 to meet specific requirements. For example, the instrument can be forced to hold a particular measurement or bias range. The averaging filter length can be selected from no averaging up to 500 measurements. Special functions can also be used, in conjunction with external standards, to calibrate the instrument from the front panel or over the IEEE-488 interface.



- Capacitance range, 0 to 2000 pF
- Conductance range, 0 to 2000 μS
- · Test frequency, 1 MHz crystal-controlled
- Test level, selectable 15, 30, 50, and 100 mV
- External bias ±60 V
- Standard programmable internal bias ±60 V
- Analog outputs proportional to both C and G and bias
- GPIB standard

### **Bus Operation**

The 7200 is equipped with a full function IEEE-488 interface bus. The following can be remotely programmed: all panel functions, including special functions; store and recall panel setups; and zero and bias controls. For rapid data transfer, C, G and V information is available simultaneously. Front panel setups can be stored and recalled by program location.

## **Specifications**

Capacitance Display	0 +0 2000 =5	External Bias Display	160.11
Capacitance Range	0 to 2000 pF	Voltage Range	±60 V
Full Scale Ranges	2, 20, 200, 2000 pF	Resolution	0.1 V
Accuracy	0.25% of reading	Accuracy	0.25% of rdg + 4 counts
	+0.2% of full scale +0.005 pF	Internal Bias	
Resolution	0.001 pF from 0 to 2 pF		60 11 6
	0.01 pF from 2 to 20 pF	Voltage Range	±60 volts, programmable fr
	0.1 pF from 20 to 200 pF		the front panel
	1 pF above 200 pF	Accuracy	0.5% of setting + 10 counts
Candustanas Dianlau		Resolution	1 mV for voltages ≤ 20 V
Conductance Display	0.0000		10 mV for voltages > 20 V
Conductance Range	0 to 2000 μS	Maximum Current	5 mA
Full Scale Ranges	2, 20, 200, 2000 μS		
Accuracy	1 1 1005 6 5 ( 5)5	Rear Panel Connectors	
2.5% of reading +2.0% of full scale +0.05 $\mu$ S + 2 ( $\omega$ C) <sup>2</sup>		Analog Out, C	2 volts full scale, source resi
Where C is the parallel capacitance in Farads		_	tance 1000 ohms, linearity (
Residual Series Resistance	2Ω maximum		of reading + 0.05% of full so
Resolution	0.01 μS from 0 to 2 μS	Analog Out, G	2 volts full scale, source resi
	0.1 μS from 2 to 20 μS		tance 1000 ohms, linearity
	1 $\mu S$ from 20 to 200 $\mu S$		of reading + 0.05% of full so
	10 μS above 200 μS	Analog Out, Bias	2 volts full scale
			Source resistance 1000 ohm
Computed Parameters		IEEE-488	Complies with IEEE-488-197
Series Capacitance	0.000 to ±9999 pF	_	Implements AH1, SH1, T6, T
Series Resistance	$0.00~\Omega$ to ±9.999 $M\Omega$		L4, LEO, SR1, RL1, PPO, DC1,
Parallel Resistance	$\pm 488.5~\Omega$ to $\pm 9.999~M\Omega$		CO and E1
Dissipation	0.000 to ±999.9	External Bias In	±60 volts max
Quality Factor	0.000 to ±999.9		62.5 mA fuse protected
ΔC	0.000 to ±4047 pF		
Δ%	0.00 to ±99.99%	Front Panel Controls a	and Displays
		Controls	Keyswitches enable data en
Temperature Influences			and selection of major funct
Operating Temperature	10° C to 40° C	Displays	Vacuum Fluorescent
Amplitude Error	<± 0.017% /° C		20-digit display of BIAS LEV
Phase Error	<± 0.2° /° C	_	TEST LEVEL, CAPACITANCE, L
Warmup Time	2 Hours		ADRS AND SPCL
Test Signal			
Frequency	1.0 MHz, crystal-controlled	_	
Level	Programmable	-	
	15, 30, 50 and 100 mV	_	
External Bias			
Voltage Range	±60 V		
Maximum current	62.5 mA fuse protected	_	

### **Other Specifications**

Weight	12 lbs (5.4 kg)	
Power Requirements	100, 120, 220, 240 V AC	
	50-60 Hz, 35 VA	

### **Council Directives**

89/336/EEC//93/68/EEC, 73/23/EEC//93/68/EEC & Standards EN55011, EN50082-1, EN61010-1

CE Mark Declares Conformity to European Community (EC)

### **Accessories**

Rack mount kit, single	PIN 950002
Rack mount kit, dual	PIN 950001



### Wireless Telecom Group Inc.

25 Eastmans Rd Parsippany, NJ United States

Tel: +1 973 386 9696 Fax: +1 973 386 9191 www.boonton.com

© Copyright 2010 All rights reserved.

B/7200/0311/EN Note: Specifications, terms and conditions are subject to change without prior notice.

