

# N4906B Serial BERT

# Data Sheet

Version 2.00








## **Agilent Technologies N4900 Series**

The Agilent N4900 Serial BERT Series provides industry-leading parametric test capabilities for design verification, characterization and manufacturing of semiconductor and communication devices up to 13.5 Gb/s.

The N4906B Serial BERT addresses the need for cost-effective bit error ratio (BER) testing, which is especially important in manufacturing environments but also for budget-sensitive telecom device testing.

The N4901B/02B Serial High-Performance BERT would be the right choice for R&D applications and characterization needs. It is equipped with extended measurement capabilities and a delay line input for jitter injection by an external source.



# The Serial BERT Platform offers the following key benefits:

- · Excellent precision and sensitivity
- User-selectable choice of feature set and frequency classes to tailor to dedicated test needs
- Pass / Fail testing
- State-of-the-art user interface with color touch screen
- LAN, USB and GPIB interfaces

# The Serial BERT N4906B offers cost-effective manufacturing and telecom device testing:

- N4906B Option 003: 150 Mb/s to 3.6 Gb/s; Differential Analysis
- N4906B Option 012: 9.5 Gb/s to 12.5 Gb/s
- N4906B Option 101: Differential Analysis & Fast Eye Mask
- N4906B Option 102: Extension to full frequency range 150 Mb/s - 12.5 Gb/s & Clock Data Recovery

# The Serial High-Performance BERT N4901B/02B is the ideal choice for characterization and R&D:

- N4901B Option 100: 150 Mb/s 13.5 Gb/s
- N4902B Option 100: 150 Mb/s 7 Gb/s

Device Under Test	Typical Requirements	Recommended Agilent BERT		
		For R&D and characterization	For Manufacturing	
<b>Optical Transceivers</b> , i.e.: SONET, SDH, 10GbE, XFP	<ul> <li>PRBS</li> <li>Signal precision</li> <li>Eye masks</li> <li>Datarates 10 Gb/s ± margin</li> </ul>	N4901B	N4906B opt. 012	
High-speed serial computer buses, i.e. PCI Express Gen I and II SATA II and III, SAS Infiniband-DDR, Fibre Channel 4 G / 8 G, etc	<ul> <li>Test pattern sequences</li> <li>CDR</li> <li>Differential inputs</li> <li>Datarates &lt; 6 Gb/s</li> </ul>	N4902B*	N4906B opt. 012/101/102	
<b>0.6 - 2.5 Gb/s transceiver</b> , i.e. E-PON / G-PON OLTs, Gigabit Ethernet	<ul> <li>Fast bit synchronisation</li> <li>Datarates &lt; 3.5 Gb/s</li> <li>Burst mode</li> <li>Recirculation loop testing</li> </ul>	N4906B opt. 003*	N4906B opt. 003	

## Serial BERT selection guide

# The N4906B Serial BERT

### General

The N4906B Serial BERT is a general-purpose bit error ratio tester designed for testing highspeed digital communication components and systems. It is ideal for **cost-effective manufacturing and telecom device testing**.

It offers a **3.6 Gb/s or 12.5 Gb/s** pattern generator and error detector with excellent price/performance ratio.

The 12.5 Gb/s error detector can be configured with CDR (Option 102) to test clockless interfaces and with true differential inputs to test

**LVDS** and other differential interfaces.

The 3.6 Gb/s error detector is equipped with true differential inputs.

The compact size of the N4906B saves rack space and LAN, USB and GPIB interfaces allow smooth integration into automated test environments.

For bench users the N4906B Serial BERT offers an intuitive user interface with state-of-the-art Windows-XP based color touch-screen.

#### Available Configurations for N4906B up to 3.6 Gb/s:

• N4906B Option 003: 150 Mb/s to 3.6 Gb/s; Differential Analysis

#### Available Configurations for N4906B up to 12.5 Gb/s:

- N4906B Option 012: 9.5 Gb/ to 12.5 Gb/s
- N4906B Option 101: Differential Analysis & Fast Eye Mask
- N4906B Option 102: Extension to full frequency range 150 Mb/s to 12.5 Gb/s & Clock Data Recovery

## Key values & Benefits

- 150 Mb/s to 3.6 Gb/s (Option 003) or 9.5 Gb/s to 12.5 Gb/s (Option 012) pattern generator and error detector (Option 102: 150 Mb/s - 12.5 Gb/s)
- Fast Eye Mask Measurement for pass/fail testing (Option 101)
- < 50 mV<sub>pp</sub> input sensitivity
- Fast Bit synchronization on bursted pattern
- Intuitive user interface, state-of-the-art Windows XP color touch screen
- Small form factor to save bench and rack space
- Compatibility with existing remote commands, e.g. Agilent 71612, 86130A series and N4900 series

# **Key characteristics**

- Excellent price/performance ratio
- Frequency up to 3.6 Gb/s or 12.5 Gb/s
- <50 mV<sub>pp</sub> input sensitivity
- Small form factor
- LAN, GPIB ans USB for remote control
- Color touch screen, Windows XP

#### **Pattern Generator**

- Pattern generation for PRBS or memory based patterns
- Pre-defined for Sonet/SDH frames and patterns for 10 GbE
- Flexible levels addressing a broad range of technologies, e.g. ECL, PECL (3.3 V), LVDS, CML
- < 25 ps (10%-90%) transition times for option 012

< 50 ps (10%-90%) transition times for option 003 using N4915A-001 transition time converter

## **Error Detector**

- BER Measurements
- Automatic Threshold alignment
- Automatic Sampling Point alignment
- Automatic Data Polarity alignment
- G. 821 Measurement

#### **Measurement features**

- Bit Error Ratio (BER)
- Fast Eye Mask Measurement including Pass/Fail (Option 101)

## **User Interface/Remote Control**


The time needed to set up a measurement is minimized based on intuitive and easy-to-learn interfaces.

By utilizing network capabilities, N4906B Serial BERT is remote controllable via LAN, GPIB and USB interface. Test executives can control the system by using Agilent TestExec or Vee, Microsoft<sup>®</sup> Excel or Visual Basic and National Instruments' LabVIEW.

The Serial BERT N4906B User Interface is easily fitted to manufacturing testing applications. In addition, the Fast Eye Mask Measurement (Option 101) guarantees an immediate return on investment.

# The User Interface provides the following functions:

- Pattern Generator Setup
- Error Analyzer/ Dectector Setup
- Pattern Editor
- BER result, G. 821 result
- Fast Eye Mask Measurement (Option 101)






The Pattern Generator screen allows simple access to timing & level parameters, as seen above.

111010	<u> </u>	lew Open	Save T	PG-ED 10110 0 PGED		S	py Paste	X vo Delete Undo
attern Select	10 Ito		f and a	4	10	I	8/1	50.00 O.00
010	Goto INS/OVR	Bin/Hex	Properties	Find	Insert	Select All	Alt pat view	Pat Sel
lit Pattern on	Address					Data		
File	0	1111			111	1110	0000	
FIE	20	0000	000	0 0	010	0000	0000	
	40	0000	110	0 0	000	0000	0010	
	60	1000	000	0 0	000	1111	0000	
	80	0000	001	0 0	010	0000	0000	
	100	1100	110	0 0	000	0010	1010	
	120	1000	000	0 1	111	1111	0000	
	140	0010	000	0 0	010	0000	1100	
	160	0000	110	0 0	010	1000	0010	
	180	1000	111	1 0	000	1111	0010	
PG Setup	200	0010	001	0 0	010	1100	1100	
ED Setup	0 Offline Positio	1100	1 1 1 1	0,1	010	1010	1010	
Analysis	Utiline Positio	in: U	lt	nsert	Bin	IDA:0.4 MD	B:2.9E Ler	igth: 33438

#### **Figure 2: Pattern Editor**

The Pattern Editor allows the operator to enter user-specific data or select pre-defined test or PRBS patterns.





The Sampling Point Setup allows simple access to Sampling Point Position dependent on timing and voltage threshold.





Figure 4: Fast Eye Mask Measurement

The Fast Eye Mask measurement screen shows the results for up to 32 pre-defined test points. This measurement is ideal for fast pass/fail testing in manufacturing. (Option 101 only).

## **Pattern Generator**



**Figure 5: Front View of Pattern Generator** 

The Pattern Generator generates hardwarebased PRBS up to 2<sup>31</sup>-1 and user defined patterns. It provides a memory depth of 32 Mbit. Pattern format is compatible within the N4900 Series. Though which user defined patterns can be transferred across the N4900 Serial BERT Series.

#### Features:

- Polarity normal or inverted data
- Data high voltage level adjust
- Data amplitude adjust
- Clock/Data relative delay adjustment
- Vertical data-eye cross-over adjust
- Output blanking (disabling)
- Error insertion
- Trigger Output
- Alternating Pattern

## Waveform examples for Differential Data Output




Figure 6: Output signal at 50% crossing point and 12.5 Gb/s (Option 012)

## **Data Output**

 Table 1: Parameters for N4906B Serial BERT Generator. All

 timing parameters are measured at ECL levels.

Range of Operation	
Option 003	150 Mb/s $^{\scriptscriptstyle 1)}$ to 3.6 Gb/s
Option 012	9.5 Gb/s to 12.5 Gb/s
Option 102 <sup>2)</sup>	150 Mb/s $^{\scriptscriptstyle 3)}$ to 12.5 Gb/s
Format	NRZ, normal or inverted
Amplitude/Resolution	0.1 V to 1.8 V/ 5 mV steps
Output voltage window	-2.0 V to +3.0 V
Predefined Levels	ECL, PECL (3.3 V), LVDS, CML
Data Interface4)	Differential or single-ended DC coupled, 50 $\Omega$
Transition times	÷ '
20% to 80%	< 20 ps typ.
10% to 90%	$< 25 \text{ ps}^{5}$
with N4915A-001	< 50 ps typ. <sup>6)</sup>
transition time converter	
Jitter	9 ps pp typ.
Clock/data delay range	±0.75 ns
Resolution	100 fs
External termination voltage <sup>7)</sup>	-2 V to +3 V
Crossing point of adjustment	20%80% typ.
Single Error Inject	Adds single errors on demand
Fixed Error Inject	Fixed error ratios of 1 error in 10 <sup>n</sup> bits, n = 3, 4, 5, 6, 7, 8, 9
Connector	2.4 mm female 2.4 mm to 3.5 mm Adapters are included

- 1) 150 MHz to 3.6 GHz external clock, 620 Mb/s to 3.6 Gb/s internal clock.
- 2) Only in combination with option 012.
- 3) 150 MHz to 12.5 GHz external clock, 620 Mb/s to 12.5 Gb/s internal clock.
- 4) Unused outputs must be terminated with 50  $\Omega$  to GND.
- 5) Only option 012 at 10 Gb/s.
- 6) Recommended for option 003.
- 7) For positive termination voltage or termination to GND, external termination voltage must be less than 3 V below VOH. For negative termination volt-age, external termination voltage must be less than 2 V below VOH. External termination voltage must be less than 3 V above VOL.

## **Generator Clock**




Figure 7: Block Diagram for the Clock Section

The clock of the N4906B provides three different operation modes.

- Internal clock
- External clock signal to CLK IN.
- 10 MHz reference signal to 10 MHz REF IN: In this mode the internal clock is derived from the applied 10 MHz reference signal.

#### **Clock frequency range**

#### Table 2: Clock frequency range

Frequency Range	
Option 003	150 $MHz^{1}$ to 3.6 GHz
Option 012	9.5 GHz to 12.5 GHz
Option 102 <sup>2)</sup>	150 $\rm MHz^{\scriptscriptstyle 3)}$ to 12.5 GHz

#### **Clock output**

 Table 3: Parameters for N4906B Serial BERT Clock Output.

 All timing parameters are measured at ECL levels

Impedance	50 Ω typ.
Amplitude/Resolution	0.1 $V_{pp}$ to 1.8 $V_{pp}$ / 5 mV
	steps
Output voltage window	-2.00 to +2.8 V
Short circuit current	72 mA max.
Clock Interface <sup>4)</sup>	Differential or single-ended,
	DC coupled, 50 Ω
Transition times	- /
20% to 80%	< 20 ps typ.
10% to 90%	$< 25 \text{ ps}^{5}$
with N4915A-001	$< 50 \text{ ps typ.}^{(8)}$
transition time converte	er
Addressable technologies	LVDS, CML, PECL, ECL
	(terminated to 1.3 V / 0 V /
	-2 V) low voltage CMOS
External termination	-2 V to +3 V
voltage <sup>6)</sup>	
Jitter	1 ps rms typ.
SSB phase noise <sup>7)</sup>	< -75 dBc with internal
-	clock source
Connector	2.4 mm female
	2.4 mm to 3.5 mm adaptors
	included

#### **Clock Input and 10 MHz Reference Input**

<b>Table 4: Specifications</b>	for Clock Input and 10 MHz Reference
Input	

Interface	AC coupled, 50 $\Omega$ nominal
Amplitude	200 mV to 2 V
Connector	SMA female

#### **Trigger Output**

It operates in two modes: pattern trigger and divided clock trigger. This provides an electrical trigger synchronous with the pattern for use with an oscilloscope or other test equipment. Typically there is a delay of 32 ns between trigger and data output when using datarates  $\geq 620$  Mb/s.

#### **Pattern Trigger Mode**

For PRBS patterns the pulse is synchronized with a user specified trigger pattern. The repetition rate is 1 pulse for every 4th pattern. For memory-based patterns the trigger signal is synchronized to a certain bit position in the pattern.

#### **Divided Clock Mode**

In divided clock mode the trigger is a square wave at the clock rate divided by 2, 4, 8, 10, 16, 20, 32, 40, 64, 128.

#### **Table 5: Specification for Trigger Output**

Pulse width	Square wave
Levels	High: +0.5 V; Low -0.5 V typ.
Transition times	35 ps typ.
Interface	DC coupled, $50 \Omega$ nominal
Connector	SMA female

- 1) 150 MHz to 3.6 GHz external clock, 620 MHz to 3.6 GHz internal clock.
- 2) Only in combination with option 012.
- 3) 150 MHz to 12.5 GHz external clock, 620 Mb/s to 12.5 Gb/s internal clock.
- 4) Unused outputs must be terminated with 50  $\Omega$  to GND.
- 5) Only option 012 at 10 Gb/s.
- 6) For positive termination voltage or termination to GND, external termination voltage must be less than 3 V below VOH. For negative termination volt-age, external termination voltage must be less than 2 V below VOH. External termination voltage must be less than 3 V above VOL.
- 7) 10 GHz @ 10 kHz offset, 1Hz bandwidth.
- 8) Recommended for option 003.

# **Auxiliary Input**

When the Alternate Pattern Mode is activated the memory will be split into two parts. The user can define a pattern for each part. Depending on the operational mode of the Auxiliary Input the user can switch in real-time the active pattern by applying a pulse (Mode 1), or by a logical state (Mode 2), to the Auxiliary Input.

If the Alternate Pattern Mode is not activated the user can suppress the data on the data output by applying a logical high to the Auxiliary Input (Mode 3).

# Mode 1: One-shot Edge Sensitive Alternating Pattern

A rising edge on the auxiliary input inserts a single version of pattern B into repetitions of pattern A. The applied pulse must be 512 bit long





Figure 8: Edge Sensitive

# Mode 2: Level Sensitive Alternate Pattern (continuous)

The logic state of the signal at the auxiliary input determines which pattern is output. An active (TTL high) signal will output Pattern B.



**Figure 9: Level Sensitive** 

#### Mode 3: Output Blanking

If Alternate Pattern mode is not selected, an active (TTL high) signal at the auxiliary input port forces (gates) the data to a logic zero at the next 32-bit boundary in the pattern. The minimum length of the signal is 100 ns.




Figure 10: Output Blanking

#### Table 6: Specifications for Auxiliary input

Interface	DC coupled, 50 $\Omega$ nominal
Levels	TTL compatible
Connector	SMA female

#### **External Error Inject Input**

The external "Error Inject Input" adds a single error to the data output for each rising edge at the input.

#### **Table 7: Specifications for Error Inject Input**

Interface	DC coupled, 50 $\Omega$ nominal
Levels	TTL compatible
Connector	SMA female

# Patterns

Patterns are used as stimulus data on the generator as well as expected data on the error detector. These patterns can be setup commonly for the generator and error detector or independently.

#### **User-programmable Test Patterns**

User defined patterns are available with variable length from 1 bit to 33,554,432 bits (32 Mbit).

#### **Alternate Test Pattern**

Switch between two equal length user programmable patterns, each up to 16,777,216 bits (16 Mbit). Switching is possible by using a front panel key, GPIB or the auxiliary input port. Changeover is synchronous with the end of the pattern. The length of the alternating patterns should be a multiple of 512 bits. Two methods of controlling pattern changeover are available: one-shot and alternate.

## PRBS (HW Generated)

- $2^{31}$  1 Polynomial:  $x^{31} + x^{28} + 1 = 0$  (inverted)
- 2<sup>23</sup> 1 Polynomial: x<sup>23</sup> + x<sup>18</sup> + 1 = 0 (inverted) (ITU-T 0.151)
- $2^{15}$  1 Polynomial:  $x^{15} + x^{14} + 1 = 0$ (inverted) (ITU-T 0.151)
- $2^{11}$  1 Polynomial:  $x^{11} + x^9 + 1 = 0$ (inverted) (ITU-T 0.152)
- $2^{10}$  1 Polynomial:  $x^{10} + x^7 + 1 = 0$  (inverted)
- $2^7$  1 Polynomial:  $x^7 + x^6 + 1 = 0$ (inverted) (ITU-T V.29)

### Zero Substitution

Zeros can be substituted for data to extend the longest run of zeros in the patterns below. The longest run can be extended to the pattern length -1. The bit following the substituted zeros is set to 1.

### Variable Mark Density

The ratio of ones to total bits in the patterns below can be set to 1/8, 1/4, 1/2, 3/4, or 7/8.

Available test patterns for zero and variables:

- $\bullet$  8388608 bits based on  $2^{23}$  PRBS
- 32768 bits based on 2<sup>15</sup> PRBS
- 8192 bits based on 2<sup>13</sup> PRBS
- 2048 bits based on 2<sup>11</sup> PRBS
- 1024 bits based on 2<sup>10</sup> PRBS
- 128 bits based on 27 PRBS

## **Error Detector**




Figure 11: Front view Error Detector

The error detector compares each individual bit against the expected data (deterministic data or data pattern) in real time. The incoming bits must be periodic.

#### **Data Input**

#### Features:

- Data Input: Normal / Inverted
- Differential data inputs (Option 101 or 103)
- Variable Clock / Data sampling delay
- Clock / Data auto-alignment
- 0/1 decision threshold auto-alignment
- Clock data recovery (CDR) for selected frequency ranges or ext. clock (Option 102)

#### Table 8: Parameters for N4906B Error Detector

Range of Operation	
Option 003	150 Mb/s to 3.6 Gb/s
Option 012	9.5 Gb/s to 12.5 Gb/s
Option 102 <sup>1)</sup>	150 Mb/s to 12.5 Gb/s
Inputs <sup>3)7)</sup> Normal/Inverted	Single-ended: $50 \Omega$ , typ.
	Differential <sup>4)</sup> : 100 $\Omega$ typ.
Format	NRZ
Max Input Amplitude	2.0 V
Termination Voltage <sup>3)</sup>	-2 V to +3V or off
	(true differential mode <sup>4)</sup> )
Sensitivity <sup>₅</sup> )	< 50 mV <sub>pp</sub>
Decision threshold range	-2 V to $+3$ V in 0.1 mV
	steps
Max Levels	-2.2 V to +3.2 V
Phase Margin®	1 UI - 12 ps typ.
Clock/Data sampling delay	±0.75 ns in 100 fs steps
Connector	2.4 mm female
	2.4 mm to 3.5 mm adapters
	included

### **Clock Input**

The error detector needs either an external clock signal or a recovered clock signal (Option 102 CDR).

#### **Table 9: Specification Clock Input**

Frequency range	
Option 003	150 MHz to 12.5 GHz
Option 012	9.5 GHz to 12.5 GHz
Option 102 <sup>1)</sup>	150 MHz to 12.5 GHz
Interface	AC coupled, 50 $\Omega$ nominal
Amplitude	100 mV to 1.2 V
Sampling	Positive or negative clock
	edge
Connector	SMA female
CDR Output Jitter <sup>2)</sup>	0.01 UI rms typ.
Clock data recovery <sup>2)</sup>	Loop bandwidth (typ.)
(CDR)	
9.9 Gb/s to 10.9 Gb/s	8 MHz
4.23 Gb/s to 6.40 Gb/s	4 MHz
2.115 Gb/s to 3.20 Gb/s	2 MHz
1.058 Gb/s to 1.6 Gb/s	1 MHz

The CDR works with specified PRBS patterns up to 2<sup>31</sup>-1. The CDR expects a DC balanced pattern. The CDR expects a transition density of one transition for every second bit.

## **Trigger Out**

#### **Pattern Trigger Mode**

This provides an electrical trigger synchronous with the selected error detector reference pattern. In pattern mode the pulse is synchronized to repetitions of the output pattern. For PRBS patterns the repetition rate is 1 pulse for every 4th pattern repetition

#### **Divided Clock Mode**

In divided clock mode the trigger signal is a square wave.

#### **Table 10: Specifications for Trigger Output**

Clock Divider	4, 8, 16 up to 11 Gb/s
	32, 40, 64, 128 up to 12.5 Gb/s
Interface	DC coupled, 50 $\Omega$ nominal
Levels	High: + 0.5 V; Low: - 0.5 V
Minimum pulse width	pattern length x clock period/2
	e.g. 10 Gb/s with 1000 bits =
	50 ns
Connector	SMA female

1) Only in combination with option 012.

2) Only with option 102.

3) User has to define a 2 V operating voltage window, which is in the range between -2.0 V to +3.0 V. Data signals, termination voltage and decision threshold have to be within this voltage window.

- 4) If option 101 or option 003 is installed.
- 5) @ 10 Gb/s, BER 10-12, PRBS 2<sup>31</sup> -1.
- 6) Based on internal clock.
- 7) Unused inputs should be terminated with 50  $\Omega$  to GND.

# **Errors Output**

This provides an electrical signal to indicate received errors. The output is the logical 'OR' of errors in a 128-bit segment of the data.

Table 11: Specifications for Error Output		
Interface Format	nterface Format RZ, active high	
Interface	DC coupled, 50 $\Omega$ nominal	
Levels	High: 1 V nominal; Low: 0 V	
	nominal	
Pulse Width	128 clock periods	
Connector	SMA female	

### **Gating Input**

If a logical high is applied to the Gate Input the analyzer will ignore incoming bits during a BER Measurement. The ignored bit sequence is a multiple of 512 bits.

#### **Table 12: Specification for Gating Input**

Interface levels	DC coupled, 50 $\Omega$ nominal
Levels	TTL compatible
Connector	SMA female
Pulse width	256 clock periods

For measuring data in bursts of bits, rather than one continuous stream of bits, a special operating mode is used. This is the burst sync mode. In this case, the signal at the Gating Input controls the timing of synchronization and error counting for each burst. This is an important feature for recirculation loop measurements.




Figure 12: Burst

If the clock data recovery (CDR) is used to recover the clock out of the burst data, the CDR needs the first bits of the burst data to settle. The number of bits the systems needs to synchronize itself during a burst depends on wether the pattern consists of hardware based PRBS data or memory based data. To run properly in burst mode the system requires a backlash of data after the Gate Input returned to high. During each burst the Gate Input has to remain passive for a certain time.

#### Table 13: Burst

	Non CDR mode	CDR mode
CDR Setting Time	-	2 μs
Synchronisation Time		
hardware based PRBS	153	6 bits
memory based pattern	15 l	xbit <sup>1)</sup>
Backlash	1536 bits	1.5 μs
Gate Passive Time	2560 bits	2560 bits or
		$1.5 \ \mu s^{\scriptscriptstyle 2)}$

1) Depends on when and how often the unique word for synchronistation occurs.

2) Whichever takes longer.

## **AUX Output**

This output can be used to provide either clock or data signals:

**CLOCK**: clock signals from the input or recovered clock signals in CDR mode (Option 102)

**DATA**: data after being compared with the threshold

#### **Table 14: Specifications of AUX Output**

Interface	AC coupled, 50 $\Omega$ nominal
Amplitude	600 mV nominal
Connector	SMA female

# **Automatic Alignment**

The Serial BERT N4906B is able to align the sampling point's voltage threshold and time offset. It is possible to automatically align the threshold and offset together or each separately.

## Automatic Center (Auto Align)

The error detector sets the 0/1 threshold midway between the top and bottom of the eye, where the bit error ratio is equal to a selectable threshold. The eye height is calculated and displayed. It is limited to a 2 V window selected by the user. Also it recognizes a pattern inversion.




Figure 12: Automatic center

# Automatic Clock to Data Alignment (Data Center)

An important feature of the Serial BERT N4906B error detector is the ability to automatically align the clock and data inputs. The sampling point will be positioned in the middle of the eye (time axis).



Figure 13: Clock-Data Sampling Point Search

## Automatic Threshold (0/1 Threshold Center)

The error detector centers the 0/1 threshold level automatically. If singled ended measurements are done, the error detector is able to continuously track the mean DC level of the input signal and adjust the threshold accordingly. The adjustment interval is 100 ms. The tracking is limited to a 2 V window selected by the user.




Figure 14: Automatic 0/1 Threshold Center Search

## **Mainframe Characteristics**

Table 15: General Mainframe Cha	aracteristics	
Operating Temperature	5 °C to 40 °C	
Storage Temperature	-40 °C to +70 °C	
Humidity	5 - 40 °C, 95%	
	rel.Humidity	
Power Requirements	100 - 240 VA, ± 10%,	
	47 - 63 Hz, 350 VA	
Physical dimensions	Width: 424.5 mm	
	Height: 221.5 mm	
	Depth: 580.0 mm	
Weight (Net)	24.5 kg	
Weight (shipping) (Max)	36.0 kg	

#### **Display**

8" color LCD touchscreen

### **Data Entry**

Color Touch-screen display, numeric keypad with up/down arrows, dial-knob control or external keyboard and mouse via USB interface

### **Hard Disk**

For local storage of user patterns and data. External disk via USB interface also available

#### **Removable Storage**

Floppy Disk Drive 1.44 MB

#### Interfaces

GPIB (IEEE 488), LAN, parallel printer port, VGA output, 4 x USB 2.0, 1 x USB 1.1 ports

# **Online Help**

For comprehensive software support

# I/O Libraries

I/O libraries to control the N4906B via LAN, USB and GPIB are included.

#### **Specification Assumptions**

The specifications in this brochure describe the instrument's warranted performance. Non-warranted values are stated as typical.

All specifications are valid in a range from 5°C to 40°C ambient temperature after a 30 minute warm-up phase. If not otherwise stated, all inputs and outputs need to be terminated with 50 Ohms to ground. All specifications, if not otherwise stated, are valid using the recommended N4910A cable set (24 mm, 24" matched pair).

## **Order Instructions**

N4906B-003	Serial BERT 3.6 Gb/s;
	Pattern Generator & Error
	Detector with differential analy-
	sis; 3 x 50 $\Omega$ terminations; 6x
	2.4 mm to 3.5 mm APC convert-
	er; no cables included
N4906B-012	Serial BERT 12.5 Gb/s;
	Pattern Generator & Error
	Detector; 4 x 50 $\Omega$ terminations;
	6x 2.4 mm to 3.5 mm APC con-
	verter; no cables included
N4906B-101	Differential Analysis + Fast Eye
	Mask (only applicable with
	N4906B-012, no retrofit)
N4906B-102	Extension to full frequency range
	150 Mb/s - 12.5 Gb/s + Clock
	Data Recovery (only applicable
	with N4906B-012, no retrofit)

## **Calibration/Test Data:**

N4901B-UK6 Commercial Calibration with Test Data

## Accessories:

N4910A	Cable Kit: 2.4mm matched cable
N4911A-002	pair Adapter 3.5mm female to 2.4 mm male
N4912A N4915A-001	2.4mm, 50 Ω termination, male 47 ps transition time converter 7.49 GHz; recommended for N4916B-003 (single-ended meas- urements: 2x N4915A-001, differ- ential measurements: 4x N4915A-001)

### Warranty:

```
R1280A
```

1 year Return-to-Agilent is included in every Serial BERT N4906B.

## **Calibration:**

**R1282A** Calibration plans are available to order for 3 years; calibration interval 12 month.

## **Productivity Assistance:**

**R1380-N49XX** Plans for remote productivity assistance or on-site productivity assistance are available.

## **Related Literature**

- N4901B Serial BERT 13.b Gb/s
  Data sheet
- N4902B Serial BERT 7 Gb/s
   Data sheet
   Serial BERT 7 Gb/s
- Agilent Physical Layer Test
  Brochure
- ParBERT 81250
   5968-9188E
   Product Overview

www.agilent.com/find/N4900 series

#### Pub. No. www.agilent.com

Agilent Technologies' Test and Measurement Support, Services, and Assistance Agilent Technologies aims to maximize the value you receive, while minimizing your risk and problems. We strive to ensure that you get the test and measurement capabilities you paid for and obtain the support you need. Our extensive support resources and services can help you choose the right Agilent products for your applications and apply them successfully. Every instrument and system we sell has a global warranty. Two concepts underlie Agilent's overall support policy: "Our Promise" and "Your Advantage."

#### **Our Promise**

5989-0398EN

5988-9514EN

Our Promise means your Agilent test and measurement equipment will meet its advertised performance and functionality. When you are choosing new equipment, we will help you with product information, including realistic performance specifications and practical recommendations from experienced test engineers. When you receive your new Agilent equipment, we can help verify that it works properly and help with initial product operation.

#### Your Advantage

Your Advantage means that Agilent offers a wide range of additional expert test and measurement services, which you can purchase according to your unique technical and business needs. Solve problems efficiently and gain a competitive edge by contracting with us for calibration, extra-cost upgrades, out-of-warranty repairs, and onsite education and training, as well as design, system integration, project management, and other professional engineering services. Experienced Agilent engineers and technicians worldwide can help you maximize your productivity, optimize the return on investment of your Agilent instruments and systems, and obtain dependable measurement accuracy for the life of those products.

#### www.agilent.com/find/open

Agilent Öpen simplifies the process of connecting and programming test systems to help engineers design, validate and manufacture electronic products. Agilent offers open connectivity for a broad range of system-ready instruments, open industry software, PC-standard I/O and global support, which are combined to more easily integrate test system development.

United States:	Korea:
(tel) 800 829 4444	(tel) (080) 769 0800
(fax) 800 829 4433	(fax) (080)769 0900
Canada:	Latin America:
(tel) 877 894 4414	(tel) (305) 269 7500
(fax) 800 746 4866	Taiwan:
China:	(tel) 0800 047 866
(tel) 800 810 0189	(fax) 0800 286 331
(fax) 800 820 2816	Other Asia Pacific
Europe:	Countries:
(tel) 31 20 547 2111	(tel) (65) 6375 8100
Japan:	(fax) (65) 6755 0042
(tel) (81) 426 56 7832	Email: tm_ap@agilent.com
(fax) (81) 426 56 7840	Contacts revised: 05/27/05

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

#### www.agilent.com/find/contactus

Product specifications and descriptions in this document subject to change without notice.

© Agilent Technologies, Inc. 2005 Printed in the Netherlands, 28th July 2005 5989-2406EN



www.agilent.com/find/emailupdates

Get the latest information on the products and applications you select.

#### www.agilent.com/find/agilentdirect

Quickly choose and use your test equipment solutions with confidence.