Specifications and Characteristics

All specifications in this document are guaranteed unless noted *Typical*. Typical characteristics describe typical or average performance and provide useful reference information.

Specifications that are marked with the ν symbol are checked directly (or indirectly) at your nearest Tektronix location or by using the performance verification procedures described in this document. (See page 13, *Performance Verification Procedures*.)

The performance limits in this specification are valid with these conditions:

- The instrument must be in an environment with temperature, altitude, humidity, and vibration within the operating limits described in these specifications.
- The instrument must have had a warm-up period of at least 20 minutes.

For modules, the performance limits in this specification are valid with these conditions:

- The module must be installed in a Tektronix Logic Analyzer Mainframe.
- The module must have been calibrated/adjusted at an ambient temperature between +18 °C and +28 °C.

Atmospheric Characteristics

Table 1: Atmospheric characteristics

Characteristic	Description	
Temperature	Operating (no media in CD or DVD drive of the mainframe)	
	+0 °C to +40 °C, 15 °C/hr maximum gradient, noncondensing (derated 1 °C per 305 m (1000 ft) above 1524 m (5000 ft) altitude)	
	Nonoperating (no media)	
	-20 °C to +60 °C, 15 °C/hr maximum gradient, noncondensing	
Relative Humidity	Operating (no media)	
	5% to 90% relative humidity at 30 °C, 75% relative humidity between 30 °C to 40 °C, noncondensing. Maximum wet bulb temperature: +29.4 °C (derates relative humidity to approximately 57% at +40 °C).	
	Nonoperating (no media)	
	5% to 90% relative humidity to 50 °C, noncondensing. Maximum wet bulb temperature: +40 °C (derates relative humidity to approximately 22% at +50 °C).	
Altitude	Operating	
	To 3000 m (9843 ft), (derated 1 °C per 305 m (1000 ft) above 1524 m (5000 ft) altitude.	
	Nonoperating	
	12,000 m (39,370 ft)	

TLA7Bxx Logic Analyzer Module Specifications

Table 2: Input parameters with probes

Characteristic	Description	
✓ Threshold accuracy	± (35 mV + 1% of threshold voltage setting)	
	For certification trace the characteristic	
Threshold range and step size		
Large mode ¹	Settable from –2.0 V to + 4.5 V in 5 mV steps	
Fast mode ²	Settable from –1.8 V to + 2.8 V in 5 mV steps	
Threshold channel selection	There is an independent threshold control for each signal.	
✓ Channel-to-channel skew	±40 ps maximum (module only)	
	Add:±60 ps for P6810, P6860, and P6880 probes	
Channel-to-channel skew (Typical)	For module only:±20 ps	
Merged module-to-module skew	Inside slave modules (next to master module): +/-120ps (modules only)	
(Typical)	Outside slave modules (not next to master module): +/-220ps (modules only)	
Sample uncertainty		
Asynchronous	Sample period	
Synchronous	20 ps	
Input voltage range		
Large mode ¹	–2.0 V to + 5.5 V	
Fast mode ²	–2.5 V to + 3.5 V	
Minimum slew rate (Typical)	0.2 V/ns	
Maximum operating signal swing		
Large mode ¹	6.0 V peak-to-peak	
Fast mode ²	2.0 V peak-to-peak	
Probe overdrive	(Relationship between signal amplitude and threshold setting)	
Single ended probes	±300 mV (Large mode) ¹	
	±200 mV (Fast mode) ²	
	or ±25% of signal swing minimum required beyond threshold, whichever is greater	
Differential probes	Vpos-Vneg is \geq 1250 mVp-p (Large mode) ¹	
	≥ 100 mVp-p (Fast mode) ²	
Maximum nondestructive input signal to probe	±15 V	
Minimum input pulse width (single	200 ps (high-density and differential probes)	
channel) (Typical)	250 ps (general purpose probe)	
Electrical delay from probe tip to input connector (<i>Typical</i>)	7.70ns ± 60 ps (general purpose, high-density, and differential probes)	

¹ The Large mode specification applies when the voltage swing of the input signal is over two volts; the performance can degrade in Large mode.

² The Fast mode specification applies when the voltage swing of the input signal is less than two volts; performance is not degraded in Fast mode.

Table 3: Analog output

Characteristic	Description	
Number of outputs	Four analog outputs regardless of the module width. Any four of the module's channels can be mapped to the four analog outputs.	
Attenuation	10X	
Bandwidth (Typical)	>3 GHz	
Accuracy (Gain & Offset)(Typical)	& Offset)(Typical) ±(50 mV + 2% of signal amplitude)	

Table 4: Channel width and depth

Characteristic	Description	
Number of data channels		
TLA7BB4, TLA7BC4	128 data, 8 clock/qualifier	
TLA7BB3	96 data, 6 clock/qualifier	
TLA7BB2	64 data, 4 clock/qualifier	
Acquisition memory depth		
TLA7BB2, TLA7BB3, TLA7BB4	64 M per channel, maximum	
TLA7BC4	128 M per channel, maximum	

Table 5: Asynchronous sampling

Characteristic	Description	
✓ Internal sampling period	1.25 ns, 800 MS, all channels	
	625 ps, 1600 MS, all channels	
	313 ps, 3200 MS, half channels	
	157 ps, 6400 MS, quarter channels	
	50 ms is the slowest sampling rate. A 1-2-5 sequence is supported, but it starts with 157 ps.	
✓ Minimum recognizable word	Channel-to-channel skew + sample uncertainty	
(across all channels)	Example for a P6860 high-density probe and a 1.25 ns sample period: $160 \text{ ps } (\pm 60 \text{ ps}) + 1.25 \text{ ns}$ = 1.47 ns	
	This specification applies only with asynchronous sampling. With synchronous sampling, the setup and hold window size applies.	

Table 6: Synchronous sampling

Characteristic	Description	
Synchronous sampling		
Master clock signals	Clock signals	
TLA7BB2	4	
TLA7BB3	4	
TLA7BB4, TLA7BC4	4	
	You can enable any or all of the clock signals. For an enabled clock signal, you can select the rising, falling, or both edges as active clock edge(s). The clock signals are stored.	
Merged slave clock signals	Clock signals	
TLA7BB2	4	
TLA7BB3	4	
TLA7BB4, TLA7BC4	4	
	(In addition to the two clock signals that the Master can send to merged slave modules, each slave module can have additional clocks.)	
	You can enable any or all of the clock signals For an enabled clock signal you can select the rising, falling, or both edges as active clock edge(s). Merging is allowed with all TLA7Bxx modules.	
Qualifier signals	Qualifier signals	
TLA7BB2	0	
TLA7BB3	2	
TLA7BB4, TLA7BC4	4	
	Qualifier signals are stored.	
✓ Single channel setup and hold Single channel on single module 220 ps maximum		
window size	Single channel on two to five merged modules 240 ps maximum	
	If Deskew is used, add 20 ps (one oversampler step size) to the above numbers.	

Table 6: Synchronous sampling (cont.)

Characteristic	Description	
Setup and hold window range	For each signal, the setup and hold window can be moved from +7.5 ns (setup time, typical) to -7.5 ns (setup time, typical) in 20 ps steps. You can shift the setup and hold window towards the setup region with 0 ns, 2.5 ns, 5 ns, or 7.5 ns. With a 0 ns shift the range is [+7.5, -7.5] ns, with a 2.5 ns shift the range is [+10,-5] ns, and with a shift of 7.5 ns the range is [+15,0]. The sample point selection region is the same setup and hold window. This is specified for the setup time with typical figures. Hold time follows the setup time by the Setup and hold window size.	
Maximum synchronous clock	750 MHz, one sample point per clock, all channels	
rate	750 MHz, two sample points per clock, all channels	
	750 MHz, four samples points per clock, half channels	
	1400 MHz, one sample point per clock, all channels	
	1400 MHz, two sample points per clock, half channels	

Table 7: Demultiplex sampling

Characteristic	Description	
Base signals (2:1)	A3[7:0], A2[7:0], A1[7:0], A0[7:0]	
TLA7BB4, TLA7BC4	C3[7:0], C2[7:0]	
	E3[7:0], E2[7:0]	
	CK3, CK2, CK1, CK0	
TLA7BB3	A3[7:0], A2[7:0], A1[7:0], A0[7:0]	
	C3[7:0], C2[7:0]	
	CK1, CK0	
TLA7BB2	A3[7:0], A2[7:0], A1[7:0], A0[7:0]	
	CK3, CK1	
Base signals (4:1)	A3[7:0], A1[7:0]	
TLA7BB4, TLA7BC4	C3[7:0]	
	E3[7:0]	
	CK3, CK1	
TLA7BB3	A3[7:0], A1[7:0]	
	C3[7:0]	
	CK1	
TLA7BB2	A1[7:0]	
	C3[7:0]	
Time between demultiplex clock edges (Typical)	Same limitations as that for normal synchronous acquisition.	

Table 8: Source synchronous sampling

Characteristic	Description
Source synchronous edge detectors per module	4

Table 8: Source synchronous sampling (cont.)

Characteristic	Description	
Source synchronous edge detectors with merged modules	Slave modules have four source synchronous edge detectors. Two clocks are passed over from the master module.	
Clock groups	Four for both single module and for a merged system	
Size of clock group valid FIFO	Four stages (source synchronous or other) clocks to occur before the clock that completes the Clock Group Valid signal for that group.	
Source synchronous clock alignment window	Channel-to-channel skew only	
Source synchronous clock reset	The Clock Group Valid FIFOs can be reset in the following ways:	
	1. By the overflow of a presettable (0-255) 8-bit counter that counts by the 1.25 ns system clock or by the master heartbeat clock (synchronous or asynchronous). An active edge on a source synchronous clock places the reset count to its preset value. The timing is such that an active clock edge will clear the Clock Group Reset before arriving at the FIFO so that no data is lost.	
	2. By enabling an external reset. In this mode, one of the clock signals must be traded on the master module to act as a level-sensitive reset input. Any one of the clocks can be chosen and a polarity selection is available. This mode affects all Clock Group Complete circuits.	
	The two modes cannot be intermixed; one or the other must be chosen.	

Table 9: Clocking state machine

Characteristic	Description
Pipeline delays	Each signal can be individually programmed with a pipeline delay of 0 through 31 active clock edges. The value held by the pipelines at the beginning of an acquisition can be preset high or
	low (all stages of a particular signal are forced to the same value).

Table 10: Trigger system

Characteristic	Description	
Triggering resources		
Word, range, and channel-to-channel compare recognizers	24, word/range recognizers. The word recognizers can be traded off to form full width, double-bounded range recognizers. The following selections are available:	
	24 word recognizers	0 range recognizers
	21 word recognizers	1 range recognizer
	18 word recognizers	2 range recognizers
	15 word recognizers	3 range recognizers
	12 word recognizers	4 range recognizers
	9 word recognizers	5 range recognizers
	6 word recognizers	6 range recognizers
	3 word recognizers	7 range recognizers
	0 word recognizers	8 range recognizers

Table 10: Trigger system (cont.)

Characteristic	Description
Range recognizer channel order	From most-significant probe group to least-significant probe group:
	Missing channels for modules with fewer than 136 channels are omitted. When merged, the range recognition extends across the two modules. The master module contains the most-significant groups.
TLA7BB4, TLA7BC4	CK3 Q1 C3 C2 C1 C0 Q3 Q2 E3 E2 E1 E0 CK0 Q0 A3 A2 D3 D2 CK1 CK2 A1 A0 D1 D0
TLA7BB3	CK3 Q1 C3 C2 C1 C0 CK0 Q0 A3 A2 D3 D2 CK1 CK2 A1 A0 D1 D0
TLA7BB2	CK3 CK0 C3 C2 A3 A2 CK1 CK2 A1 A0 D1 D0
Glitch detector (Asynchronous	Any signal can be individually enabled to detect a glitch.
clock mode)	A glitch is two or more signal transitions on a signal between the Asynchronous sample points.
Minimum detectable glitch pulse	Minimum input pulse width (single-signal)
width <i>(Typical)</i>	200 ps for high-density probes
	250 ps for general purpose probes
Setup and hold violation detector (Synchronous clock mode)	Any signal can be individually enabled to detect a setup or hold violation. The window range is from 7.5 ns before the clock edge to 7.5 ns after the clock edge. This range may be shifted towards the positive region by 0 ns, 2.5 ns, 5 ns, or 7.5 ns. With a 0 ns shift the range is [+7.5,-7.5] ns, with a 2.5 ns shift it is [+10,-5] ns, with a 5 ns shift the range is [+12.5, -2.5] ns, and with a shift of 7.5 ns the range is [+15, 0] ns. The sample point selection region is the same as the setup and hold violation window.
	The size of each signal's setup/hold violation window can be individually programmed. The maximum width of the window (and granularity of adjustment) depends on the decimation setting:
	@ 20 ps granularity, max window size = 2.5 ns
	@ 40 ps granularity, max window size = 5.0 ns
	@ 80 ps granularity, max window size = 15 ns
	Any setup value is subject to variation of up to the skew specification. Any hold value is subject to variation of up to the skew specification.
	Setup and hold detection is restricted to a group rather than individual signals; you can define individual groups for individual signals.
Transition detector	24, any signal can be individually enabled or disabled to detect a rising or falling transition (or either) between the current valid data sample and the previous valid data sample.
	Transition detection is restricted to a group rather than individual signals; you can define individual groups for individual signals.
Fast counter/timers	Two fast counter/timers. Each is 48 bits wide and can be clocked up to 800 MHz.
	maximum count = 248-1 (including sign bit)
	maximum time = \sim 3.5 x 10 ⁵ sec = \sim 4 days
	Zero clock TC latency, with zero reset latency
	Counters can be reset, do nothing, incremented or decremented.
	Timers can be reset, not changed, started or stopped.
Signal In [3:0]	Mainframe backplane input signal
Arm In	Mainframe backplane input signal

Table 10: Trigger system (cont.)

Characteristic	Description
Trigger In	Mainframe backplane input signal that causes both the main acquisition and MagniVu acquisition to trigger (if they are not already triggered).
Active trigger resources	24 maximum (excluding the counter/timers and Signal In)
Trigger states	16
✓ Trigger state sequence rate	The trigger state machine operates at the rate that valid data samples are received. The maximum rate is 800 MHz.
Trigger machine actions	
Main acquisition trigger	Trigger the main acquisition memory.
Main trigger position	Programmable to any data sample (1.25 ns boundaries).
MagniVu trigger	Triggering of MagiVu memory is controlled by the main acquisition trigger machine.
MagniVu trigger position	Programmable within 1.25 ns boundaries and separate from the main acquisition memory trigger position.
Increment and decrement counter	Either of the two counter/timers used as counters can be incremented or decremented.
Snapshot recognizer	Loads the current acquired data sample into the reference value of the word recognizer via a trigger machine action. All the data signals are loaded into their respective word recognizer reference register on a one-to-one manner.
	With merged modules, the snapshot recognizer only works with the master module.
Snapshot load latency	325 ns
Start/stop timer	Either of the two counter/timers used as a timer can be started or stopped.
Reset counter/timer	Either of the counter/timers can be reset.
	When a timer is reset, the timer continues in the started or stopped state it was in prior to the reset.
Signal Out[3:0]	A signal sent to the backplane to be used by other modules.
Trigger Out	A signal sent to the backplane to trigger other modules.
Probe/Trigger/Backplane delay rela	ationships
Delay time from probe tip to multiplex Signal Out (TLA7Bxx module front panel analog output connector) (Typical)	9.45 ns, ± 500 ps
Delay time from probe tip to trigger machine action (<i>Typical</i>)	1254 ns + Sample error
Delay time from trigger machine action to Signal Out (TLA7Bxx module P2 connector) (Typical)	Driving Signal 3:4 35 ns
	Driving Signal 2:1 35 ns
Delay time from trigger machine action to Trigger Out (TLA7Bxx module P2 connector) (Typical)	38 ns
Delay time from Signal In to trigger machine action (not used as ARM) (Typical)	Signal In 4:1 54 ns + Sample CLK ¹

Table 10: Trigger system (cont.)

Characteristic	Description
Delay time from Signal In (TLA7Bxx module P2 connector) to trigger machine action (used as ARM) (Typical)	53 ns + Sample CLK ¹
Delay time from Trigger In (TLA7Bxx module P2 connector) to trigger machine action (Typical)	38 ns + Sample CLK ¹
Storage control	
Global storage	Storage is allowed only if a specified condition is met. This condition can use any of the trigger resources except for the counter/timers. Storage commands defined in the current trigger state will override the global storage control.
	Global storage can be used to start the acquisition with storage initially turned on (default), or off.
By event	Storage may be turned on or off, or only the current sample may be stored. Event storage control overrides any global storage commands.
Block storage	When enabled, 31 samples are stored before and after the valid sample.
(This allows users to store a group of samples around a valid data sample when storage control is used.)	This has meaning only when storage control is being used. Block storage is disallowed when glitch storage or setup and hold violation storage is enabled.
Glitch violation storage	Glitch violation information can be stored to acquisition memory with each data sample when asynchronous sampling is used. The acquisition data storage size is reduced by half when this mode is enabled (the other half holds the violation information). The fastest asynchronous sampling rate when Glitch violation storage is enabled is 1.25 ns.
Setup and hold violation storage	The acquisition memory can be enabled to store setup and hold violation information with each data sample when synchronous sampling is used. The acquisition data storage size is reduced by one half when this mode is enabled (the other half holds the violation information). The maximum sync clock rate in this mode is 750 MHz.

Sample CLK is the delay due to logic analyzer sampling. For asynchronous sampling, this delay is equal to the internal sampling period. For synchronous sampling, this delay is equal to time until the next active clock edge.

Table 11: MagniVu feature

Characteristic	Description
MagniVu memory depth	128K per channel
	This acquisition memory is separate from the main acquisition memory.
MagniVu sampling period	Data is asynchronously sampled and stored every 20 ps in a separate high resolution memory. The storage speed can be changed (by software) to 40 ps, 80 ps, 160 ps, 320 ps, or 640 ps (with no loss in memory depth) so that the MagniVu memory covers more time at a lower resolution.

Table 12: Merged modules

Characteristic	Description	
Number of merged modules	2, 3, 4, or 5 adjacent modules can be merged. Modules can have unequal channel widths and channel depths.	
	When two modules are merged, the master is in the lower numbered slot.	
	■ When three modules are merged, the master is in the center slot (slave on each side).	
	When four modules are merged, the master is in the next to lowest numbered slot.	
	■ When five modules are merged, the master is in the center slot (two slaves on each side).	
Number of channels after merging	Sum of all channels available on each of the merged modules including clocks and qualifiers. No channels are lost when modules are merged.	
Merged system acquisition depth	The channel depth is equal to that of the shallowest module.	
Number of clock and qualifier channels after merging	The qualifier signals on the slave modules can only be used as data signals. They cannot influence the actual clocking function of the logic analyzer (for example, log strobe generation).	
	The clock signals on the slave modules can capture data on those modules for source-synchronous applications. Each slave module contributes four additional clock signals to the merge set. All clock and qualifier signals are stored to acquisition memory.	
Merged system triggering resources	Same as a single module except for range recognizers and the snapshot recognizer. The main difference is that for word recognizers, setup and hold violation detector, glitch detector, and transition detectors, the width is increased to equal the merged signal width. The range recognizer width will increase to the merged signal width up to three modules. Range recognizers are limited to a maximum of four when merged. The Snapshot recognizer only works with the master module in merged module configurations.	

Table 13: Data placement

Characteristic	Description
System time zero placement error (Typical)	±1.25 ns + Mainframe backplane 10 MHz skew
	This specifies how well TLA7Bxx modules can place system time zero. All of the stored acquisition data is referenced to this point.
Data correlation error (Typical)	±50 ps + System time zero placement error
	The maximum error in being able to place data to the System Time Zero mark.
	Error sources include:
	System time zero placement error
	400 MHz clock variation
Relative data timestamp accuracy (Typical)	±100 ps + Sample uncertainty + mainframe backplane 10 MHz clock jitter/tolerance
	A timestamp value relative to System time zero is stored with every data sample.
	This specification can be used to indicate the accuracy of a time measurement between samples. When measuring between the samples, only the time difference between samples should be used to indicate the accuracy. For example, if one sample has a timestamp of 1 hour, and another sample has a timestamp of 1 hour and 10 ms, then 10 ms is the period of time used to determine the amount of error caused by the 10 MHz clock tolerance.
Timestamp counter resolution and duration	20 ps resolution
	4.17 days duration

Table 14: NVRAM

Characteristic	Description
Nonvolatile memory retention time (Typical)	Battery is integral to the NVRAM. Battery life is >10 years.
	The length of time that calibration constants and other information stored in NVRAM is retained in the absence of power to the instrument.

Table 15: Mechanical

Construction material		Description Chassis parts constructed of aluminum alloy; front of instrument is constructed of plastic laminated to steel front panel; circuit boards constructed of glass-laminate. Cabinet is aluminum.
	TLA7BB3	5 lb. 4 oz. or 2.4 kg
	TLA7BB2	5 lb. 0.5 oz. or 2.3 kg
Overall dimensions	Height	10.32 in.
	Width	2.39 in. (Width increases by 0.41 in. when the merge connector is in the "up"
	Depth	position.)
	·	14.70 in.